

<b>Notice of References Cited</b>		Application/Control No. 10/568,965	Applicant(s)/Patent Under Reexamination MAENISHI ET AL.	
		Examiner KIDEST BAHTA	Art Unit 2123	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,410,801	05-1995	Shiloh et al.	29/740
*	B	US-6,298,582	10-2001	Friton et al.	36/88
*	C	US-6,729,018	05-2004	Takano et al.	29/743
*	D	US-6,006,425	12-1999	Fukukura et al.	29/832
*	E	US-6,789,015	09-2004	Tsuji et al.	701/301
*	F	US-7,066,006	06-2006	Minerath et al.	73/7
*	G	US-5,862,586	01-1999	Kimura, Akira	29/832
*	H	US-2004/0168310	09-2004	Takano et al.	029/832
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Burke et al., New Models and Heuristics for Component Placement in Printed circuit Board Assembly, Univ.of Nottingham.			
	V	National Semiconductor Corp. , WWW.national.com, Mounting of Surface Mount Components, August 2000, Page 1-10.			
	W				
	X				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.